I have added the missing bit to the SIP streams to my original post, the last bit was missing on both. The SIP's have been measured with a D800AUT1C CPU, which is a Duron 800 with an 8x multiplier.
@Tzk
The stream is synchronised to the CPU PLL clock which is indeed the FSB clock of 100MHz, so...